



SURFACE-MOUNTING SUBSTRATE AND STRUCTURE COMPRISING  
SUBSTRATE AND PART MOUNTED ON THE SUBSTRATE

COPY OF PAPERS  
ORIGINALLY FILED

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to a surface-mounting substrate for mounting thereon a part, such as a semiconductor device, and a structure comprising a substrate and a part surface-mounted thereon.

2. Description of the Related Art

As a substrate for mounting thereon a part, such as a semiconductor device, there have been provided a product having a laminate structure of an insulation layer(s) and a patterned wiring line layer(s) on at least a side of a core substrate.

Such a substrate is illustrated in Fig. 20, which is a plan view of a substrate for mounting a semiconductor device (not shown) by flip chip bonding, the substrate having connecting terminals 10 arranged on a surface of the substrate so as to be spaced from each other and to form an array of the terminals 10.

AS Fig. 21 illustrates a construction of the laminate structure of electrical insulation layers and patterned wiring line layers provided on a core substrate 20. The laminated structure comprises first and second inner wiring line layers 12a, 12b, and an outermost wiring line layer 12, which are formed so as to have certain patterns. The first inner wiring line layer 12a is provided on a side of the core substrate 20, and the second inner layer 12b and the outermost wiring layer 12 are separated from the first inner layer 24a and the second inner layer 24b by insulation layers 22a and 22b, respectively. The wiring lines in the adjacent layers are connected to each other by vias 12a, 12b which are formed in the respective insulation layers 22a, 22b. A through hole 26 is formed in the core substrate 20, and

RECEIVED  
AUG -5 2002  
TECHNOLOGY CENTER  
0830

- 3 -

effectively employed for substrates having connecting terminals arranged at a small pitch of, for instance, 100 micrometers or less.

However, when the connecting terminals 10 are arranged with a smaller gap, such as about 30 micrometers, a problem that solder materials on adjacent terminals 10 form bridges when they are fused in a reflow process, resulting in short-circuit between the adjacent terminals 10, arises.

Fig. 22 illustrates a

mounting substrate having a bridge structure 14a of solder materials on the adjacent connecting terminals 10, which is formed during a reflow process. In conventional surface-mounting substrates, the side faces of the connecting terminal 10 are exposed, and the solder material 14 provided on the top surface of the terminal 10 can be coated not only to the top surface of the terminal 10 but also to the exposed side faces thereof during a reflow process. Short-circuits between the adjacent terminals 10 due to such bridge structures of solder materials tend to occur when the space between adjacent terminals 10 becomes smaller.

In addition, conventional surface-mounting substrates also have a problem that variation in the thicknesses (heights) of the connecting terminals 10 causes variation in the amounts of solder materials on the terminals 10, which in turn causes variation in the heights of the solder materials after coated to the terminals 10.

These problems cannot be overlooked in order to provide a miniaturized semiconductor product having an increased number of pins by which the product is to be mounted on a substrate.

Conventional surface-mounting substrates further have a problem that inner layers of patterned wiring lines in a build-up structure are designed based only on wiring schemes, line widths, and line gaps in the respective layers, without considering densities of lines